A simulation study of thickness effect in performance of double lateral gate junctionless transistors
The electrical behaviour of double lateral gate junctionless transistors, regarding to the variation of channel thickness is investigated, through 3-D numerical simulations. The simulation results explicitly show that how the device thickness affect the on and off current and threshold voltage behav...
Saved in:
Main Authors: | Larki, Farhad, Dehzangi, Arash, Hamidon, Mohd Nizar, Md. Ali, Sawal Hamid, Jalar @ Jalil, Azman, Islam, Md. Shabiul |
---|---|
Format: | Conference or Workshop Item |
Language: | English |
Published: |
IEEE
2013
|
Online Access: | http://psasir.upm.edu.my/id/eprint/69169/1/A%20simulation%20study%20of%20thickness%20effect%20in%20performance%20of%20double%20lateral%20gate%20junctionless%20transistors.pdf http://psasir.upm.edu.my/id/eprint/69169/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Effect of geometric parameters on the performance of p-type junctionless lateral gate transistors
by: Larki, Farhad, et al.
Published: (2014) -
Study of the side gate junctionless transistor in accumulation region
by: Dehzangi, Arash, et al.
Published: (2016) -
Fabrication and simulation of lithographically defined junctionless lateral gate silicon nanowire transistors
by: Larki, Farhad
Published: (2012) -
Simulation of transport in laterally gated junctionless transistors fabricated by local anodization with an atomic force microscope
by: Larki, Farhad, et al.
Published: (2013) -
Numerical investigation of channel width variation in junctionless transistors performance
by: Dehzangi, Arash, et al.
Published: (2013)