Impact of device parameter variation on the electrical characteristic of n-type junctionless nanowire transistor with high-k dielectrics
Metallurgical junction and thermal budget are serious constraints in scaling and performance of conventional metal-oxide-semiconductor field-effect transistor (MOSFET). To overcome this problem, junctionless nanowire fieldeffect transistor (JLNWFET) was introduced. In this paper, we investigate the...
Saved in:
Main Authors: | Sule, Mohammed Adamu, Ramakrishnan, Mathangi, Alias, Nurul Ezaila, Paraman, Norlina, Johari, Zaharah, Hamzah, Afiq, Tan, Michael Loong Peng, Sheikh, Usman Ulllah |
---|---|
Format: | Article |
Language: | English |
Published: |
Institute of Advanced Engineering and Science (IAES)
2020
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/28796/1/MathangiRamakrishnan2020_ImpactofDeviceParameterVariation.pdf http://eprints.utm.my/id/eprint/28796/ http://dx.doi.org/10.11591/ijeei.v8i2.1277 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Explicit continuous models of drain current, terminal charges and intrinsic capacitance for a long-channel junctionless nanowire transistor
by: Hamzah, Afiq, et al.
Published: (2019) -
Electrical characterization of n-type cylindrical gate all around nanowire junctionless transistor with sio2 and high-k dielectrics
by: Alias, N. E., et al.
Published: (2020) -
Design and analysis of electrical characteristics of 14nm SOI-based trigate gaussian channel junctionless FinFET
by: Ramakrishnan, Mathangi, et al.
Published: (2023) -
Investigation of parasitic capacitance in 14nm twin silicon nanowire field effect transistor
by: Johari, Zaharah, et al.
Published: (2018) -
Device simulation of the electrical characteristics in 14nm gaussian channel junctionless finfet
by: Ramakrishnan, Mathangi
Published: (2022)