Application of Taguchi method in the optimization of process variation for 32nm CMOS technology
In this paper, we investigate the effect of four process parameters namely HALO implantation, compensation implantations, SiO2 thickness and silicide annealing time on threshold voltage (VTH) in complementary metal oxide semiconductor (CMOS) technology. The setting of process parameters were determi...
Saved in:
Main Authors: | Elgomati, H.A., Majlis, B.Y., Ahmad, I., Salehuddin, F., Hamid, F.A., Zaharim, A., Apte, P.R. |
---|---|
Format: | Article |
Published: |
2017
|
Online Access: | http://dspace.uniten.edu.my:80/jspui/handle/123456789/5239 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Optimization of HALO structure effects in 45nm p-type MOSFETs device using taguchi method
by: Salehuddin, F., et al.
Published: (2017) -
Analyze and optimize the silicide thickness in 45nm CMOS technology using Taguchi method
by: Salehuddin, F., et al.
Published: (2017) -
Statistical optimization for process parameters to reduce variability of 32 nm PMOS transistor threshold voltage
by: Elgomati, H.A., et al.
Published: (2017) -
Optimization of process parameter variation in 45nm p-channel MOSFET using L18 orthogonal array
by: Salehuddin, F., et al.
Published: (2017) -
Modelling of process parameters for 32nm PMOS transistor using Taguchi method
by: Elgomati, H.A., et al.
Published: (2017)