Modelling of process parameters for 32nm PMOS transistor using Taguchi method
As CMOS technology scales down to the nanometer level process variation can produce deviation in device parameters which affect circuit performance. In this paper, we investigate the effect of seven process parameters and two process noise parameters on threshold voltage (Vth) in a 32nm PMOS transis...
Saved in:
| Main Authors: | , , , , |
|---|---|
| Format: | |
| Published: |
2017
|
| Online Access: | http://dspace.uniten.edu.my:8080/jspui/handle/123456789/5226 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|