Effect of process parameter variability on the threshold voltage of downscaled 22nm PMOS using taguchi method
This paper provides the enhancement of 22nm planar PMOS transistor technology through downscaling, design parameter simulation and optimization process. The scaled down device is optimized for its process parameter variability using Taguchi method. The aim is to find the best combination of fabricat...
Saved in:
Main Authors: | Maheran, A.H.A., Menon, P.S., Shaari, S., Kalaivani, T., Ahmad, I., Faizah, Z.A.N., Apte, P.R. |
---|---|
Format: | |
Published: |
2017
|
Online Access: | http://dspace.uniten.edu.my:8080/jspui/handle/123456789/5211 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Threshold voltage optimization in a 22nm High-k/Salicide PMOS device
by: Afifah Maheran, A.H., et al.
Published: (2017) -
Statistical optimization of process parameters for threshold voltage in 22 nm p-Type MOSFET using Taguchi method
by: Maheran, A.H.A., et al.
Published: (2017) -
Threshold voltage and leakage current variability on process parameter in a 22nm PMOS Device
by: Afifah Maheran, A.H., et al.
Published: (2018) -
Development of process parameters for 22 nm PMOS using 2-D analytical modeling
by: Maheran, A.H.A., et al.
Published: (2017) -
Statistical process modelling for 32nm high-K/metal gate PMOS device
by: Maheran, A.H.A., et al.
Published: (2017)