Influence of HALO and source/drain implantation on threshold voltage in 45nm PMOS device
In this paper, we investigate the influence of process parameters like HALO and Source/Drain (S/D) Implantation on threshold voltage in 45nm PMOS device. The settings of process parameters were determined by using Taguchi experimental design method. The level of importance of the process parameters...
保存先:
| 主要な著者: | , , , |
|---|---|
| その他の著者: | |
| フォーマット: | 論文 |
| 出版事項: |
2023
|
| 主題: | |
| タグ: |
タグ追加
タグなし, このレコードへの初めてのタグを付けませんか!
|