Optimisation of process parameters for lower leakage current in 22 nm n-type MOSFET device using Taguchi method
In this article, Taguchi orthogonal array method was used to optimize the process parameters during the design of a 22 nm n-type Metal Oxide Semiconductor Field Effect Transistor (MOSFET) in order to decrease the leakage current (ILEAK) of the device. Titanium dioxide (TiO2) was used as the dielectr...
Saved in:
Main Authors: | Afifah Maheran, A.H., Menon, P.S., Ahmad, I., Shaari, S. |
---|---|
Format: | |
Published: |
2017
|
Online Access: | http://dspace.uniten.edu.my:80/jspui/handle/123456789/5207 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Optimisation of process parameters for lower leakage current in 22 nm n-type MOSFET device using Taguchi method
by: Afifah Maheran A.H., et al.
Published: (2023) -
Optimisation of process parameters for lower leakage current in 22 nm n-type MOSFET device using Taguchi method
by: Afifah Maheran A.H., et al.
Published: (2023) -
Process parameter optimisation for minimum leakage current in a 22nm p-type MOSFET using Taguchi method
by: Afifah Maheran, A.H., et al.
Published: (2017) -
Process parameter optimisation for minimum leakage current in a 22nm p-type MOSFET using Taguchi method
by: Afifah Maheran A.H., et al.
Published: (2023) -
Control factors optimization on threshold voltage and leakage current in 22 nm NMOS transistor using Taguchi method
by: Afifah Maheran, A.H., et al.
Published: (2017)