Vth and ILEAK Optimization using taguchi method at 32nm bilayer graphene PMOS
A 32nm top-gated bilayer Graphene PMOS transistor was optimized and analyzed to find the optimum value of performance parameters besides investigating the process parameter that affects the performance of the bilayer Graphene transistor the most. Firstly, ATHENA and ATLAS modules which can be found...
Saved in:
Main Authors: | Noor Faizah, Z.A., Ahmad, I., Ker, P.J., Menon, P.S., Afifah Maheran, A.H. |
---|---|
Format: | Article |
Language: | English |
Published: |
2017
|
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Statistical process modelling for 32nm high-K/metal gate PMOS device
by: Maheran, A.H.A., et al.
Published: (2017) -
Modelling of process parameters for 32nm PMOS transistor using Taguchi method
by: Elgomati, H.A., et al.
Published: (2017) -
Effect of process parameter variability on the threshold voltage of downscaled 22nm PMOS using taguchi method
by: Maheran, A.H.A., et al.
Published: (2017) -
Threshold voltage optimization in a 22nm High-k/Salicide PMOS device
by: Afifah Maheran, A.H., et al.
Published: (2017) -
Threshold voltage and leakage current variability on process parameter in a 22nm PMOS Device
by: Afifah Maheran, A.H., et al.
Published: (2018)