Vth and ILEAK Optimization using taguchi method at 32nm bilayer graphene PMOS

A 32nm top-gated bilayer Graphene PMOS transistor was optimized and analyzed to find the optimum value of performance parameters besides investigating the process parameter that affects the performance of the bilayer Graphene transistor the most. Firstly, ATHENA and ATLAS modules which can be found...

Full description

Saved in:
Bibliographic Details
Main Authors: Noor Faizah, Z.A., Ahmad, I., Ker, P.J., Menon, P.S., Afifah Maheran, A.H.
Format: Article
Language:English
Published: 2017
Tags: Add Tag
No Tags, Be the first to tag this record!

Similar Items