Numerical investigation and comparison with experimental characterisation of side gate p-type junctionless silicon transistor in pinch-off state
Saved in:
Format: | Citation Index Journal |
---|---|
Published: |
2012
|
Online Access: | http://eprints.utp.edu.my/9496/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Numerical investigation and comparison with experimental characterisation of side gate p-type junctionless silicon transistor in pinch-off state
Published: (2012) -
Pinch-off effect in p-type double gate and single gate junctionless silicon nanowire transistor fabricated by atomic force microscopy nanolithography
by: Larki, Farhad, et al.
Published: (2013) -
Study of the side gate junctionless transistor in accumulation region
by: Dehzangi, Arash, et al.
Published: (2016) -
Fabrication of p-type Double gate and Single gate Junctionless silicon nanowire transistor by Atomic force microscopy nanolithography
by: Dehzangi, Arash, et al.
Published: (2013) -
Effect of geometric parameters on the performance of p-type junctionless lateral gate transistors
by: Larki, Farhad, et al.
Published: (2014)