Modeling, simulation and optimization of 14nm high-K/metal gate NMOS with taguchi method
Analysis of variance (ANOVA); Electron beam lithography; Metals; MOS devices; Oxide semiconductors; Taguchi methods; ATHENA; ATLAS; Electrical characteristic; Electronics technology; International Technology Roadmap for Semiconductors; MOS-FET; Simulation and optimization; Taguchi optimization metho...
Saved in:
Main Authors: | Mah S.K., Ahmad I., Ker P.J., Tan K.P., Faizah Z.A.N. |
---|---|
Other Authors: | 57191706660 |
Format: | Conference Paper |
Published: |
Institute of Electrical and Electronics Engineers Inc.
2023
|
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Application of Taguchi method in designing a 22nm high-k/metal gate NMOS transistor
by: Afifah Maheran, A.H., et al.
Published: (2017) -
Application of Taguchi method in designing a 22nm high-k/metal gate NMOS transistor
by: Afifah Maheran A.H., et al.
Published: (2023) -
Design and optimization of 22 nm gate length high-k/metal gate NMOS transistor
by: Afifah Maheran, A.H., et al.
Published: (2017) -
Design and optimization of 22 nm gate length high-k/metal gate NMOS transistor
by: Afifah Maheran A.H., et al.
Published: (2023) -
Modeling of 14 nm gate length n-Type MOSFET
by: Faizah, Z.A.N., et al.
Published: (2017)