Cover Image

P-type silicon nanowire transistor modeling and simulation

Saved in:

Bibliographic Details
Main Author:	Fallahpour, Amir Hossein
Format:	Thesis
Published:	2009
Subjects:	TK Electrical engineering. Electronics Nuclear engineering
Online Access:	http://eprints.utm.my/id/eprint/18444/
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Analytical study of drift velocity in N-type silicon nanowires
by: Ismail, Razali, et al.
Published: (2009)

Characterization of silicon nanowire transistor
by: Al Ariqi, Hani Taha, et al.
Published: (2019)

Analytical study of carriers in silicon nanowires
by: Ahmadi, Mohammad Taghi, et al.
Published: (2009)

Current–voltage characteristics of a silicon nanowire transistor
by: Taghi Ahmadi, Mohammad, et al.
Published: (2009)

Design And Characterization Of Silicon Nanowire Transistor And Logic Nanowire Inverter Circuits
by: Naif, Yasir Hashim
Published: (2013)

Analytical study of drift velocity in p-type silicon nanowires
by: Ismail, Razali, et al.
Published: (2009)

Numerical study of fermi energy for p-type silicon nanowire
by: Ahmadi, Mohammad Taghi, et al.
Published: (2009)

A new factor for fabrication technologies evaluation for silicon nanowire transistors
by: Hashim, Yasir, et al.
Published: (2020)

Modeling the effects of phonon scattering in carbon nanotube and silicon nanowire field-effect transistors
by: Chin, Huei Chaeng
Published: (2015)

Arithmetic logic unit design for silicon nanowire field-effect transistors logic
by: Mohd. Munir Zahari, Nor Hafizah
Published: (2015)

Electrical and temperature characterisation of silicon and germanium nanowire transistors based on channel dimensions
by: Hani Taha, Abd Assamad Al Ariqi
Published: (2020)

Phonon scattering effects in drain-current model of carbon nanotube and silicon nanowire field-effect transistors
by: Chin, Huei Chaeng, et al.
Published: (2016)

Non-ballistic Modeling Transport of Phonon Scattering in Carbon Nanotube and Silicon Nanowire Field-Effect Transistors
by: Chin, H. C., et al.
Published: (2016)

Silicon nanowire field-effect transistor (SiNWFET) and its circuit level performance
by: Bahador, Siti Norazlin
Published: (2014)

Optimization of n-channel silicon nanowire field effect transistor using Taguchi method
by: Wahab, Nurul Eryana
Published: (2018)

Investigation of parasitic capacitance in 14nm twin silicon nanowire field effect transistor
by: Johari, Zaharah, et al.
Published: (2018)

Optimization of Resistance Load in 4T-Static Random-Access Memory Cell Based on Silicon Nanowire Transistor
by: Hashim, Yasir
Published: (2018)

Performance evaluation of silicon nanowire gate-all-around field-effect transistors and their dependence of channel length and diameter
by: Bahador, Siti Norazlin, et al.
Published: (2015)

A New Approach for Dimensional Optimization of Inverters in 6T-Static Random-Access Memory Cell Based on Silicon Nanowire Transistor
by: Hashim, Yasir
Published: (2017)

Impact of device parameter variation on the electrical characteristic of n-type junctionless nanowire transistor with high-k dielectrics
by: Sule, Mohammed Adamu, et al.
Published: (2020)

Silicon nanowire arrays for thermoelectric power harvesting
by: Abdul Tahrim, 'Aqilah
Published: (2018)

Silicon nanowire arrays thermoelectric power harvester
by: A. Tahrim, Aqilah, et al.
Published: (2017)

Electrical characterization of n-type cylindrical gate all around nanowire junctionless transistor with sio2 and high-k dielectrics
by: Alias, N. E., et al.
Published: (2020)

Impact of strain on electrical performance of Silicon Nanowire MOSFET
by: A. Hamid, Fatimah, et al.
Published: (2017)

Design of 200V n-type superjunction lateral insulated gate bipolar transistor on partial silicon on insulator
by: Kho, Elizabeth Ching Tee
Published: (2014)

Device performances analysis of p-type doped silicene-based field effect transistor using SPICE-compatible model
by: Chuan, Mu Wen, et al.
Published: (2022)

Numerical study of carrier velocity for p-type strained silicon MOSFET
by: Heong, Y. W., et al.
Published: (2009)

Effect of atomic layer deposition temperature on the performance of top-down ZnO nanowire transistors
by: Mohamed Sulthan, Suhana, et al.
Published: (2014)

Explicit continuous models of drain current, terminal charges and intrinsic capacitance for a long-channel junctionless nanowire transistor
by: Hamzah, Afiq, et al.
Published: (2019)

A review on the potential of silicon nanowires (SINWS) in thermoelectric energy harvesters
by: Abd. Tahrim, Aqilah, et al.
Published: (2015)

Optimization of 3-D N-channel twin silicon nanowire MOSFET
by: Alias, Nurul Ezaila, et al.
Published: (2015)

Design and analysis of silicon nanowire array based on SAW gas sensor
by: Ahmad Asri, Muhammad Izzudin, et al.
Published: (2022)

Design and analysis of silicon nanowire array based on SAW gas sensor
by: Ahmad Asri, Muhammad Izzudin, et al.
Published: (2022)

Fabrication and simulation of P-type junctionless silicon nanowire transistor using silicon on insulator and atomic force microscope nano lithography
by: Dehzangi, Arash
Published: (2012)

Quasi-one-dimensional performance and benchmarking of CMOS-based multichannel carbon nanotube versus nanowire field-effect transistor models
by: Chin, Huei Chaeng, et al.
Published: (2015)

A New Simulation Model for Nanowire-CMOS Inverter Circuit
by: Naif, Yasir Hashim
Published: (2016)

Modeling and analysis of cylindrical gate-all around silicon nanowire FET including BOHM quantum potential model
by: Abd. Razak, Muhammad A’tif
Published: (2018)

Modeling and simulation of bilayer graphene nanoribbon field effect transistor
by: Mousavi, Seyed Mahdi
Published: (2012)

Modeling and simulation of strained graprene nanoribbon field effect transistor
by: Cre Rosid, Nurul Aida Izuani
Published: (2016)

The role of silane gas flow rate on PECVD-assisted fabrication of silicon nanowires
by: Hamidinezhad, H., et al.
Published: (2016)