A Case Study for Reliability-Aware in SoC Analog Circuit Design
This paper provides a working knowledge of Negative Bias Temperature Instability (NBTI) awareness to the circuit design community for reliable design of the System-Ona-Chip (SoC) analog circuit. The reliability performance of all matched pair circuits, such as Bandgap Reference, is at the mercy of...
Saved in:
Main Authors: | Mohd Azman, Abdul Latif, Zain Ali, Noohul Basheer, Hussin, Fawnizu Azmadi |
---|---|
Format: | Conference or Workshop Item |
Published: |
2010
|
Subjects: | |
Online Access: | http://eprints.utp.edu.my/4804/1/A_Case_Study_for_Reliability-Aware_in_SoC_Analog_final.pdf http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5716255 http://eprints.utp.edu.my/4804/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A Case Study of Process Variation Effect to SoC Analog Circuits
by: Latif, Mohd Azman Abdul, et al.
Published: (2011) -
NBTI-induced 8-Bit DAC circuit mismatch in System-On-Chip (SoC)
by: Abdul Latif, Mohd Azman, et al.
Published: (2011) -
IDVP (Intra-Die Variation Probe) for System-On-Chip (SoC) Infant Mortality Screen
by: Abdul Latif, Mohd Azman, et al.
Published: (2011) -
RedSOCs‐3D: Thermal‐safe Test Scheduling for 3D‐Stacked SoC
by: Hussin, Fawnizu Azmadi, et al.
Published: (2010) -
Scheduling Power-Constrained Tests through the SoC Functional Bus
by: Hussin, Fawnizu Azmadi, et al.
Published: (2008)