Automatic generation of test instructions for path delay faults based-on stuck-at fault in processor cores using assignment decision diagram
Instruction execution from the cache to detect the faulty chips in native mode has proven its effectiveness with high performance and low power consumption. Gate-level ATPG are time expensive and difficult to implement for large design. In this paper, we proposed an RTL-based...
Saved in:
Main Authors: | Shaheen, Ateeq-Ur-Rehman, Hussin, Fawnizu Azmadi, Hamid, Nor Hisham, Zain Ali, Noohul Basheer |
---|---|
Format: | Conference or Workshop Item |
Published: |
2014
|
Online Access: | http://eprints.utp.edu.my/11963/1/06864058.pdf http://eprints.utp.edu.my/11963/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Automatic generation of test instructions for path delay faults based-on stuck-at fault in processor cores using assignment decision diagram
by: Shaheen, A.-U.-R., et al.
Published: (2014) -
Automatic Generation of Test Instructions for Structural Faults in Processor Cores using Satisfiability
by: Shaheen, Ateeq-Ur-Rehman, et al.
Published: (2013) -
Propagation of delay faults caused by resistive open faults with dynamic voltage scaling awareness
by: Mohammadat, Mohamed Tag Elsir, et al.
Published: (2011) -
A Hybrid Delay Design-for-Testability for Nonseparable RTL Controller-Data path Circuits
by: Shaheen, Ateeq ur Rehman, et al.
Published: (2017) -
Resistance dependent delay behaviour of resistive open faults in multi voltage designs
by: Mohammadat, Mohamed Tag Elsir, et al.
Published: (2012)