Optimization of Processor Architecture for Sobel Real-Time Edge Detection Using FPGA

This paper presents an optimized processor architecture for Sobel edge detection operator on field programmable gate arrays (FPGA). The processor is optimized by the use of several optimization techniques that aim to increase the processor throughput and reduce the processor logic utilization. FPGA...

Full description

Saved in:
Bibliographic Details
Main Authors: Hussin, Fawnizu Azmadi, Osman, Zahraa E. M., Xia, Likun, Zain Ali, Noohul Basheer
Format: Article
Published: 2013
Online Access:http://eprints.utp.edu.my/11946/
Tags: Add Tag
No Tags, Be the first to tag this record!