False path identification algorithm framework for nonseparable controller-data path circuits
In order to achieve the less test generation complexity, design-for-testability (DFT) techniques are used which causes untestable paths to be testable. These testable path delays have no effect on circuit performance are called false paths. It has been contended that such false paths should not be d...
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Conference or Workshop Item |
| Published: |
2016
|
| Online Access: | http://eprints.utp.edu.my/11957/1/1570256625_ICIAS2016.pdf http://eprints.utp.edu.my/11957/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|