Characterization and optimizations of silicide thickness in 45nm pMOS device
The characteristics of high performance 45nm pMOS devices based on International Technology Roadmap for Semiconductor (ITRS) have been studied using ATHENA and ATLAS's simulator. There are four factors were varied for 3 levels to perform 9 experiments. The factors are halo implantation, Source/...
Saved in:
Main Authors: | Salehuddin F., Ahmad I., Hamid F.A., Zaharim A. |
---|---|
Other Authors: | 36239165300 |
Format: | Conference Paper |
Published: |
2023
|
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Analyze and optimize the silicide thickness in 45nm CMOS technology using Taguchi method
by: Salehuddin F., et al.
Published: (2023) -
Optimization of process parameter variability in 45 nm PMOS device using Taguchi method
by: Salehuddin F., et al.
Published: (2023) -
Influence of HALO and source/drain implantation on threshold voltage in 45nm PMOS device
by: Salehuddin F., et al.
Published: (2023) -
Statistical optimization for process parameters to reduce variability of 32 nm PMOS transistor threshold voltage
by: Elgomati H.A., et al.
Published: (2023) -
Cobalt silicide and titanium silicide effects on nano devices
by: Elgomati H.A., et al.
Published: (2023)