Taguchi Method for p-MOS threshold voltage optimization with a gate length of 22nm
Link to publisher's homepage at http://ijneam.unimap.edu.my/
Saved in:
Main Authors: | A. H. Afifah Maheran, Izwanizam, Yahaya, F. Salehuddin, K. E. Kaharudin |
---|---|
Other Authors: | afifah@utem.edu.my |
Format: | Article |
Language: | English |
Published: |
Universiti Malaysia Perlis (UniMAP)
2023
|
Subjects: | |
Online Access: | http://dspace.unimap.edu.my:80/xmlui/handle/123456789/78125 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Design and electrical simulation of a 22nm MOSFET with graphene bilayer channel using Double High-ĸ Metal Gate
by: A. H. Afifah Maheran, et al.
Published: (2022) -
Taguchi method for p-MOS threshold voltage optimization with a gate length of 22NM
by: Abdul Hamid, Afifah Maheran, et al.
Published: (2023) -
Optimization of HALO structure effects in 45nm p-type MOSFETs device using taguchi method
by: Salehuddin F., et al.
Published: (2023) -
Design and optimization of 22 nm gate length high-k/metal gate NMOS transistor
by: Afifah Maheran A.H., et al.
Published: (2023) -
Virtual fabrication of 14nm gate length n-Type double gate MOSFET
by: Afifah Maheran A. H, et al.
Published: (2023)