A new scan design technique based on pre-synthesis thru functions
VLSI design has moved from bottom-up design approach to top-down design methodology with the aid of advanced Computer-Aided Design (CAD) technology. This paper introduces a new scan design technique as a design-for-test (DFT) method for sequential circuits by exploiting the information of thru funct...
保存先:
主要な著者: | Chia, Yee Ooi, Fujiwara, Hideo |
---|---|
フォーマット: | Book Section |
出版事項: |
IEEE Computer Society
2006
|
主題: | |
オンライン・アクセス: | http://eprints.utm.my/id/eprint/9313/ http://ieeexplore.ieee.org/document/4030763/?reload=true |
タグ: |
タグ追加
タグなし, このレコードへの初めてのタグを付けませんか!
|
類似資料
-
A new design-for-testability method based on thru-testability
著者:: Ooi, Chia Yee, 等
出版事項: (2011) -
A nonscan design-for-testability method for register-transfer-level circuits to guarantee linear-depth time expansion models
著者:: Fujiwara, Hideo, 等
出版事項: (2008) -
An extended class of acyclically testable circuits
著者:: Oka, Nobuyo, 等
出版事項: (2007) -
Power-Constrained SOC Test Schedules through Utilization of Functional Buses
著者:: Hussin, Fawnizu Azmadi, 等
出版事項: (2006) -
Scheduling Power-Constrained Tests through the SoC Functional Bus
著者:: Hussin, Fawnizu Azmadi, 等
出版事項: (2008)