Core-Based Testing of Multiprocessor System-on-Chips Utilizing Hierarchical Functional Buses
An integrated test scheduling methodology for multiprocessor System-on-Chips (SOC) utilizing the functional buses for test data delivery is described. The proposed methodology handles both flat bus single processor SOC and hierarchical bus multiprocessor SOC. It is based on a resource graph manipula...
保存先:
主要な著者: | , , , |
---|---|
フォーマット: | Conference or Workshop Item |
出版事項: |
2007
|
主題: | |
オンライン・アクセス: | http://eprints.utp.edu.my/3590/1/fawnizu_aspdac2008.pdf http://eprints.utp.edu.my/3590/ |
タグ: |
タグ追加
タグなし, このレコードへの初めてのタグを付けませんか!
|