A new design-for-testability method based on thru-testability

Partial scan and non-scan techniques allow test generation of high fault coverage for sequential circuits with less area overhead and less performance degradation than full scan technique. In most of these techniques, extra logic (e.g. a multiplexer introduced by partial scan) is added to permit a d...

Full description

Saved in:
Bibliographic Details
Main Authors: Ooi, Chia Yee, Fujiwara, Hideo
Format: Article
Published: Springer Netherlands 2011
Subjects:
Online Access:http://eprints.utm.my/id/eprint/28586/
http://dx.doi.org/10.1007/s10836-011-5241-8
Tags: Add Tag
No Tags, Be the first to tag this record!