A new scan design technique based on pre-synthesis thru functions
VLSI design has moved from bottom-up design approach to top-down design methodology with the aid of advanced Computer-Aided Design (CAD) technology. This paper introduces a new scan design technique as a design-for-test (DFT) method for sequential circuits by exploiting the information of thru funct...
Saved in:
Main Authors: | , |
---|---|
Format: | Book Section |
Published: |
IEEE Computer Society
2006
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/9313/ http://ieeexplore.ieee.org/document/4030763/?reload=true |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Be the first to leave a comment!