Modeling and analysis of cylindrical gate-all around silicon nanowire FET including BOHM quantum potential model
According to Moores’s Law, the number of transistors per square inch on integrated circuits are doubled every year. Now, the transistors size has been scaled down to 15nm. The smaller the transistors size gives more space for transistors to be added in system on chip (SoC) thus will provide a lot of...
Saved in:
Main Author: | Abd. Razak, Muhammad A’tif |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/78859/1/MuhammadAtifAbdRazakMFKE2018.pdf http://eprints.utm.my/id/eprint/78859/ http://dms.library.utm.my:8080/vital/access/manager/Repository/vital:108414 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Explicit charge-based model for strained-silicon gate-all-around mosfet including quantum and short channel effects
by: Abd. Hamid, Fatimah Khairiah
Published: (2020) -
Electrical characterization of n-type cylindrical gate all around nanowire junctionless transistor with sio2 and high-k dielectrics
by: Alias, N. E., et al.
Published: (2020) -
Temperature characteristics of Gate all around nanowire channel Si-TFET
by: Agha, Firas Natheer Abdul-kadir, et al.
Published: (2021) -
Performance evaluation of silicon nanowire gate-all-around field-effect transistors and their dependence of channel length and diameter
by: Bahador, Siti Norazlin, et al.
Published: (2015) -
Temperature Impact on The ION/IOFF Ratio of Gate
All Around Nanowire TFET
by: Agha, Firas Natheer Abdul-kadir, et al.
Published: (2020)