Optimization of 3-D N-channel twin silicon nanowire MOSFET
Abstract—Twin Silicon Nanowire N-channel MOSFET (n-TSNWFET) is an advanced nanotechnology which is believed to be the smallest structure of CMOS devices as well as approaching their downsized limits according to the Moore’s Law. In this work, the optimization of n-channel TSNWFET is described and ex...
Saved in:
Main Authors: | Alias, Nurul Ezaila, Omar, Izzati, Johari, Zaharah |
---|---|
Format: | Conference or Workshop Item |
Published: |
2015
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/62131/ http://mne2015.org/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Investigation of parasitic capacitance in 14nm twin silicon nanowire field effect transistor
by: Johari, Zaharah, et al.
Published: (2018) -
Impact of strain on electrical performance of Silicon Nanowire MOSFET
by: A. Hamid, Fatimah, et al.
Published: (2017) -
Optimization of n-channel silicon nanowire field effect transistor using Taguchi method
by: Wahab, Nurul Eryana
Published: (2018) -
EFFECTS OF CHANNEL LENGTH VARIATION ON TRANSCONDUCTANCE N-CHANNEL MOSFET
by: BAKHTIAR JAMILI, MUHAMAD AZWAN BIN
Published: (2012) -
Characterization of planar and vertical n-channel mosfet in nanometer regime
by: Sulaiman, Ima
Published: (2007)