Design and simulation analysis of nanoscale vertical MOSFET technology
Design consideration of vertical MOSFET with double gate structure on each side of insulating pillar for nanodevice applications is presented. The body doping effect on vertical channel for channel length, Lg = 50 nm and analyzing its effect towards such small devices was successfully performed. The...
Saved in:
Main Authors: | Saad, Ismail, Mohd. Ali Lee, Razak, A. Riyadi, Munawar, Ismail, Razali |
---|---|
Format: | Conference or Workshop Item |
Published: |
2009
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/15035/ http://dx.doi.org/10.1109/SCORED.2009.5443109 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Vertical double gate MOSFET for nanoscale device with fully depleted feature
by: Riyadi, Munawar A., et al.
Published: (2009) -
Investigation on the effects of halo implants for nanoscale vertical MOSFET
by: Ismail, Razali, et al.
Published: (2007) -
Enhanced performance of nanoscale vertical MOSFET by oblique rotating implantation (ORI) and fillet local oxidation (FILOX + ORI) technology
by: Saad, Ismail, et al.
Published: (2009) -
Numerical analysis of vertical double gate mosfets (VDGM) with dielectric pocket (DP) effects on silicon pillar for nanoscale transistor
by: Saad, Ismail, et al.
Published: (2009) -
Design and simulation of 50 nm vertical double-gate MOSFET (VDGM)
by: Saad, Ismail, et al.
Published: (2006)