Optimization of process parameter variability in 45 nm PMOS device using Taguchi method
This study reports on an investigation of the effect and optimization of process parameter variability on poly sheet resistance (Rs) and leakage current (ILeak) in 45 nm PMOS device. The experimental studies were conducted under varying four process parameters, namely Halo implantation, Source/Drain...
Saved in:
Main Authors: | Salehuddin F., Ahmad I., Hamid F.A., Zaharim A. |
---|---|
Other Authors: | 36239165300 |
Format: | Article |
Published: |
2023
|
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Influence of HALO and source/drain implantation on threshold voltage in 45nm PMOS device
by: Salehuddin F., et al.
Published: (2023) -
Characterization and optimizations of silicide thickness in 45nm pMOS device
by: Salehuddin F., et al.
Published: (2023) -
Statistical optimization for process parameters to reduce variability of 32 nm PMOS transistor threshold voltage
by: Elgomati H.A., et al.
Published: (2023) -
Analyze and optimize the silicide thickness in 45nm CMOS technology using Taguchi method
by: Salehuddin F., et al.
Published: (2023) -
Effect of process parameter variations on threshold voltage in 45nm NMOS device
by: Salehuddin F., et al.
Published: (2023)