Analyze and optimize the silicide thickness in 45nm CMOS technology using Taguchi method
Taguchi method was used to analyze the experimental data in order to get the optimum average of silicide thickness in 45nm devices. The virtually fabrication of the devices was performed by using ATHENA module. While the electrical characterization of the devices was implemented by using ATLAS modul...
Saved in:
Main Authors: | Salehuddin F., Ahmad I., Hamid F.A., Zaharim A. |
---|---|
Other Authors: | 36239165300 |
Format: | Conference Paper |
Published: |
2023
|
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Characterization and optimizations of silicide thickness in 45nm pMOS device
by: Salehuddin F., et al.
Published: (2023) -
Optimization of process parameter variability in 45 nm PMOS device using Taguchi method
by: Salehuddin F., et al.
Published: (2023) -
Effect of process parameter variations on threshold voltage in 45nm NMOS device
by: Salehuddin F., et al.
Published: (2023) -
Cobalt silicide and titanium silicide effects on nano devices
by: Elgomati H.A., et al.
Published: (2023) -
Impact of HALO structure on threshold voltage and leakage current in 45nm NMOS device
by: Salehuddin F., et al.
Published: (2023)