Analyze and optimize the silicide thickness in 45nm CMOS technology using Taguchi method

Taguchi method was used to analyze the experimental data in order to get the optimum average of silicide thickness in 45nm devices. The virtually fabrication of the devices was performed by using ATHENA module. While the electrical characterization of the devices was implemented by using ATLAS modul...

Full description

Saved in:
Bibliographic Details
Main Authors: Salehuddin F., Ahmad I., Hamid F.A., Zaharim A.
Other Authors: 36239165300
Format: Conference Paper
Published: 2023
Subjects:
Tags: Add Tag
No Tags, Be the first to tag this record!

Similar Items