Investigation of a 3 nm Strained Fin Field-Effect Transistor (FinFET)
Fin Field-Effect Transistor (FinFET) device is qualified for its low-power operation capability at which the performance can be improved with further scaling. However, critical scaling towards 10nm of FinFET leads to a series of issues such as drain-induced barrier lowering (DIBL), threshold voltage...
Saved in:
Main Author: | Tan, Pei Xin |
---|---|
Format: | Final Year Project / Dissertation / Thesis |
Published: |
2023
|
Subjects: | |
Online Access: | http://eprints.utar.edu.my/5960/1/Tan_Pei_Xin_21AGM06713.pdf http://eprints.utar.edu.my/5960/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Performance analysis of an efficient montgomery multiplier using 7nm FinFET and junctionless FinFET
by: Mathangi, R., et al.
Published: (2021) -
Reliability analysis of junctionless fin field effect transistor (JL-FinFET)
by: Hamzah, Muhammad Naziiruddin
Published: (2022) -
Temperature Effect on ON/OFF Current Ratio of FinFET Transistor
by: Hashim, Yasir
Published: (2017) -
Temperature sensitivity based on channel length of FinFET transistor
by: Atalla, Yousif, et al.
Published: (2018) -
Optimal channel dimensions and temperature characteristics of SI-FinFET transistor
by: Yousif, Yousif Atalla
Published: (2019)