RedSOCs‐3D: Thermal‐safe Test Scheduling for 3D‐Stacked SoC
This paper investigates the challenges of a 3D-stacked system-on-chip testing, especially in terms of thermal problem. It is known that test power can be more than twice the intended power dissipation of the chip in the functional mode, for a single die. This problem is exacerbated when more than on...
Saved in:
Main Authors: | Hussin, Fawnizu Azmadi, Yu, Thomas Edison Chua, Yoneda, Tomokazu, Fujiwara, Hideo |
---|---|
Format: | Conference or Workshop Item |
Published: |
2010
|
Subjects: | |
Online Access: | http://eprints.utp.edu.my/3559/1/PID1329527_v1.0.pdf http://www.apccas2010.org http://eprints.utp.edu.my/3559/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Scheduling Power-Constrained Tests through the SoC Functional Bus
by: Hussin, Fawnizu Azmadi, et al.
Published: (2008) -
Power-Constrained SOC Test Schedules through Utilization of Functional Buses
by: Hussin, Fawnizu Azmadi, et al.
Published: (2006) -
USM bangun sistem SoC
by: Harian Metro
Published: (2018) -
A Case Study for Reliability-Aware in SoC Analog
Circuit Design
by: Mohd Azman, Abdul Latif, et al.
Published: (2010) -
A Case Study of Process Variation Effect to SoC Analog Circuits
by: Latif, Mohd Azman Abdul, et al.
Published: (2011)