Scaling and numerical simulation analysis of 50 nm MOSFET incorporating dielectric pocket (DP-MOSFET)
Characterization of a metal-oxide-semiconductor field effect transistor (MOSFET)incorporating dielectric pocket (DP) for suppression of short-channel effect (SCE) was demonstrated by using numerical simulation. The DP was incorporated between the channel and source/drain of planar MOSFET and was sca...
Saved in:
Main Authors: | M. N., Zul Atfyi Fauzan, Saad, Ismail, Ismail, Razali |
---|---|
Format: | Article |
Language: | English |
Published: |
Malaysian Solid State Science and Technology Society
2008
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/8612/1/ZAFauzan2008-Scaling_And_Numerical_Simulation_Analysis.pdf http://eprints.utm.my/id/eprint/8612/ http://www.mass-malaysia.net/journal |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Scaling and numerical simulation analysis of 50nm MOSFET incorporating dielectric pocket (DP-MOSFET)
by: Ismail, Razali, et al.
Published: (2007) -
Characterization of 50 nm MOSFET with dielectric pocket
by: Fauzan, Zul Atfyi, et al.
Published: (2007) -
Process and Characterization of Strained Silicon MOSFET Incorporating Dielectric Pocket (SDP-MOSFET)
by: Mohammed Napiah, Zul Atfyi Fauzan, et al.
Published: (2011) -
Current-Voltage Analysis of Nanoscale Planar and Vertical MOSFET Incorporating Dielectric Pocket
by: Mohammed Napiah, Zul Atfyi Fauzan, et al.
Published: (2011) -
Effects of S/D doping concentrations on vertical strained-sige impact ionization MOSFET incorporating dielectric pocket (VESIMOS-DP)
by: Ismail, Razali, et al.
Published: (2013)