Optimization of n-channel silicon nanowire field effect transistor using Taguchi method
In the last few decades, the performance of electronics devices, especially the transistors have made tremendous progress thanks to the novel metal-oxidesemiconductor field-effect-transistor (MOSFET) devices structure like Silicon Nanowire FET (SNWFET). As the device is scaled down into nanometer re...
Saved in:
Main Author: | Wahab, Nurul Eryana |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/78957/1/NurulEryanaWahabMFKE2018.pdf http://eprints.utm.my/id/eprint/78957/ http://dms.library.utm.my:8080/vital/access/manager/Repository/vital:108539 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Characterization of silicon nanowire transistor
by: Al Ariqi, Hani Taha, et al.
Published: (2019) -
Optimization of 3-D N-channel twin silicon nanowire MOSFET
by: Alias, Nurul Ezaila, et al.
Published: (2015) -
Electrical and temperature characterisation of silicon and germanium nanowire transistors based on channel dimensions
by: Hani Taha, Abd Assamad Al Ariqi
Published: (2020) -
Performance evaluation of silicon nanowire gate-all-around field-effect transistors and their dependence of channel length and diameter
by: Bahador, Siti Norazlin, et al.
Published: (2015) -
Arithmetic logic unit design for silicon nanowire field-effect transistors logic
by: Mohd. Munir Zahari, Nor Hafizah
Published: (2015)