Electrical characterization of different high-k dielectrics with tungsten silicide in vertical double gate nmos structure
The limitation of Poly-Si/ SiO2 devices in producing a greater value of drive current (ION) has become a major issue, especially for very small scale devices. It is believed that the problem may be resolved by introducing metalgate/ high-k dielectrics to replace traditional Poly-Si/SiO2 technology....
Saved in:
Main Authors: | Kaharudin, K.E., Salehuddin, F., Soin, N., Zain, A.S.M., Aziz, M.N.I.A., Ahmad, I. |
---|---|
Format: | |
Published: |
2017
|
Online Access: | http://dspace.uniten.edu.my:8080/jspui/handle/123456789/5194 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Application of taguchi method with the interaction test for lower DIBL IN WSix/TiO2 channel vertical double gate NMOS
by: Kaharudin, K.E., et al.
Published: (2017) -
Application of Taguchi Method in Optimization
of Gate Oxide and Silicide Thickness for
45nm NMOS Device
by: Fauziyah, Salehuddin
Published: (2009) -
Application Of Taguchi Method With The Interaction Test For Lower DIBL IN WSix/TiO2 Channel Vertical Double Gate NMOS
by: Khairil Ezwan, Kaharudin, et al.
Published: (2016) -
Effects of high-K dielectrics with metal gate for electrical characteristics of 18nm NMOS device
by: Atan, N.B., et al.
Published: (2017) -
Design and optimization of 22 nm gate length high-k/metal gate NMOS transistor
by: Afifah Maheran, A.H., et al.
Published: (2017)