Improvement of SiGe HBT Design and Technology Performance using Device Simulation
Access is limited to UniMAP community.
Saved in:
Main Author: | Nurradila Ramlan |
---|---|
Other Authors: | Syarifah Norfaezah Sabki (Advisor) |
Format: | Learning Object |
Language: | English |
Published: |
Universiti Malaysia Perlis
2008
|
Subjects: | |
Online Access: | http://dspace.unimap.edu.my/xmlui/handle/123456789/1366 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Device Characterization of 0.8-µm CMOS Technology
by: Kooh, Roy Jinn Chye
Published: (2000) -
SOI based nanowire single-electron transistors: design, simulation and process development
by: Uda Hashim, et al.
Published: (2008) -
Design and analysis of low power using Sleepy Stack and Zig-Zag technique
by: Wan Nurul Liyana Wan Zulkefle
Published: (2008) -
Analysis & design low power multiplier using TSMC 0.18µm CMOS technology
by: Norsaifulrudin Mat Zuki
Published: (2008) -
A genetic algorithm approach to VLSI macro cell non-slicing floorplans using binary tree
by: Hasliza, A. Rahim@Samsuddin, et al.
Published: (2009)