Cover Image

Design of a route lookup processor for implementation in a FPGA-based system-on chip (SoC)

Saved in:

Bibliographic Details
Main Author:	Teh , J-Wing
Format:	Thesis
Published:	2004
Subjects:	TK Electrical engineering. Electronics Nuclear engineering
Online Access:	http://eprints.utm.my/id/eprint/42354/
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

An FPGA-based design and implementation of an all-digital serializer for inter module communication in SoC
by: Assaad, Maher, et al.
Published: (2011)

Design and implementation of embedded vision-based tracking system using FPGA-SoC
by: Saif Najim, Ismail
Published: (2017)

NBTI-induced 8-Bit DAC circuit mismatch in System-On-Chip (SoC)
by: Abdul Latif, Mohd Azman, et al.
Published: (2011)

System-on-chip (SoC) testing using adhoc high-level design for-testability method
by: Cheng, Chen Kong
Published: (2009)

Electronic system level (ESL) design methodology for IP-based system-on-chip (SoC)
by: Khalil-Hani, Mohamed, et al.
Published: (2007)

IDVP (Intra-Die Variation Probe) for System-On-Chip (SoC) Infant Mortality Screen
by: Abdul Latif, Mohd Azman, et al.
Published: (2011)

SystemC-based HW/SW co-simulation platform for system-on-chip (SoC) design space exploration
by: Hau, Y. W., et al.
Published: (2009)

USM bangun sistem SoC
by: Harian Metro
Published: (2018)

UKM8032 microcontroller design and FPGA implementation by integrating DW8051 IP Core for SoC design
by: Chong, Victer, et al.
Published: (2004)

RedSOCs‐3D: Thermal‐safe Test Scheduling for 3D‐Stacked SoC
by: Hussin, Fawnizu Azmadi, et al.
Published: (2010)

A Case Study for Reliability-Aware in SoC Analog Circuit Design
by: Mohd Azman, Abdul Latif, et al.
Published: (2010)

SoC test scheduling algorithm using enhanced rectangle packing
by: Lee, Siaw Chen
Published: (2009)

Scheduling Power-Constrained Tests through the SoC Functional Bus
by: Hussin, Fawnizu Azmadi, et al.
Published: (2008)

Implementation of a soft core processor on a FPGA
by: Woo, Chi Liang
Published: (2011)

SystemC-based electronic system level design methodology for SoC design-space exploration
by: Hau, Yuan Wen, et al.
Published: (2008)

Optimization of FPGA Based Neural Network Processor
by: Sun, Ivan Teh Fu
Published: (2004)

Partitioning for a Concept-Based SoC Design to Address Product Evolution
by: Ahmed, Waseem, et al.
Published: (2007)

A Case Study of Process Variation Effect to SoC Analog Circuits
by: Latif, Mohd Azman Abdul, et al.
Published: (2011)

SoC-based biomedical embedded system design of arrhythmia detector
by: Lin Kam, K., et al.
Published: (2016)

An FPGA implementation of RSA processor core for public-key cryptosystem
by: Tan, Siang Lin
Published: (2001)

VHDL design of A 32-Bit RISC processor core for FPGA implementation
by: Marsono, Muhammad Nadzir
Published: (2001)

Verilog design of bist on AES256 processor core with FPGA implementation
by: Hew, Kean Yung
Published: (2008)

Design and implementation of embedded true parallelism jammer system using FGPA-SoC for low design complexity
by: Hussein Ibrahim, Hussein
Published: (2017)

Design and Characterization of Low-Power Low-Noise All-Digital Serial Link for Point-to-Point Communication in SoC.
by: Alser, Mohammed H.K
Published: (2013)

A network-on-chip simulation framework for homogeneous multi-processor system-on-chip
by: Hau, Yuan Wen, et al.
Published: (2011)

Timing performance enhance for routing channel in 28NM FPGA chip
by: Kin , Si Kee
Published: (2013)

QYPS HPS Interconnect verification methodology for SOC FPGA
by: Loh , Tat Jen
Published: (2013)

Sub-picosecond jitter resolution wide range digital delay line for SoC integration
by: Abdulrazzaq, Bilal Isam, et al.
Published: (2015)

Adaptive configurable transactional memory for multi-processor FPGA platforms
by: Sirkunan, J., et al.
Published: (2015)

FPGA-based design of a math co-processor for the Amir CPU
by: Tan, Arthur Foo Yen
Published: (2020)

Sub-micron technology development and system-on-chip (Soc) design - data compression core
by: Husin, Nasir Sheikh
Published: (2002)

Using altera de1-soc: integrating hard processor system (hps) and field programmable gate array (fpga) cores for median filter
by: Izam Kamisian, Syed Ahmad Asyraf Syed Mustafa
Published: (2018)

Design and implementation of 16 bit DSP core processor using field programmable gate array (FPGA)
by: Abdul Rahman, Abdul Aziz
Published: (2003)

Hardware/software partitioning of streaming applications for multi-processor system-on-chip
by: Tang, J. W., et al.
Published: (2017)

An Fpga-Based Reconfigurable Digital Chip Tester
by: Eeo , Ai Ting
Published: (2010)

Real-time FPGA implementation of baseline JPEG codec processor core
by: Suleiman, Ishak
Published: (2002)

An FPGA implementation of an elliptic curve processor for an embedded public-key cryptosystem
by: Lim, Kie Woon
Published: (2005)

Implementation of VLSI design flow for MIPS-based SOC
by: Lee, Zhao Min
Published: (2022)

CMOS IC Design and Verilog-A Modelling of 10-Gb/s PLL-Based Deserializer for Inter-Chip Communication in SOC
by: Assaad, Maher
Published: (2007)

An AES tightly coupled hardware accelerator in an FPGA-based Embedded processor core
by: Hani, Mohamed Khalil, et al.
Published: (2009)