CMOS IC Design and Verilog-A Modelling of 10-Gb/s PLL-Based Deserializer for Inter-Chip Communication in SOC
Saved in:
| Main Author: | |
|---|---|
| Format: | Conference or Workshop Item |
| Published: |
2007
|
| Subjects: | |
| Online Access: | http://eprints.utp.edu.my/3503/1/MaherAssaad-paper1-2.pdf http://eprints.utp.edu.my/3503/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|