Application Of Taguchi Method With The Interaction Test For Lower DIBL IN WSix/TiO2 Channel Vertical Double Gate NMOS
The poly-Si/SiO2 based MOSFETs have been encountering a problem with the limitation of channel length for the device miniaturization. The drain induced barrier lowering (DIBL) effect is the main threat for the device to acquire excellent device’s characteristics. Thus, the metal-gate/high-k techno...
Saved in:
Main Authors: | Khairil Ezwan, Kaharudin, Fauziyah, Salehuddin, Anis Suhaila, Mohd Zain, Muhammad Nazirul Ifwat, Abd Aziz, I., Ahmad |
---|---|
Format: | Article |
Language: | English |
Published: |
Asian Research Publishing Network (ARPN)
2016
|
Subjects: | |
Online Access: | http://eprints.utem.edu.my/id/eprint/17097/1/Application%20Of%20Taguchi%20Method%20With%20The%20Interaction%20Test%20For%20Lower%20DIBL%20IN%20WSix%20TiO2%20Channel%20Vertical%20Double%20Gate%20NMOS.pdf http://eprints.utem.edu.my/id/eprint/17097/ http://www.arpnjournals.org/jeas/research_papers/rp_2016/jeas_0616_4395.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Application of taguchi method with the interaction test for lower DIBL IN WSix/TiO2 channel vertical double gate NMOS
by: Kaharudin, K.E., et al.
Published: (2017) -
Application of taguchi method with the interaction test for lower DIBL IN WSix/TiO2 channel vertical double gate NMOS
by: Kaharudin K.E., et al.
Published: (2023) -
Optimal Design Of Junctionless Double Gate Vertical MOSFET Using Hybrid Taguchi-GRA With ANN Prediction
by: Salehuddin, Fauziyah, et al.
Published: (2019) -
Application of Taguchi Method in Optimization
of Gate Oxide and Silicide Thickness for
45nm NMOS Device
by: Fauziyah, Salehuddin
Published: (2009) -
Minimum leakage current optimization on 22 nm SOI NMOS device with HfO2/WSix/Graphene gate structure using Taguchi method.
by: Afifah Maheran A.H., et al.
Published: (2023)