Process Characterization of 32nm Semi Analytical Bilayer Graphene-based MOSFET
Ballistics; Display devices; Gate dielectrics; Graphene; Graphene devices; Graphene transistors; Hafnium oxides; High-k dielectric; Manufacture; Ohmic contacts; Reconfigurable hardware; Analytical expressions; Ballistic transports; Channel potential; Drain-induced barrier lowering; HIGH-K metal gate...
Saved in:
Main Authors: | Noor Faizah Z.A., Ahmad I., Ker P.J., Menon P.S. |
---|---|
Other Authors: | 56395444600 |
Format: | Conference Paper |
Published: |
EDP Sciences
2023
|
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Process characterization of 32nm semi analytical bilayer graphene-based mosfet
by: Ibrahim bin Ahmad, Prof. Dr, et al.
Published: (2017) -
Vth and ILEAK Optimization using taguchi method at 32nm bilayer graphene PMOS
by: Noor Faizah, Z.A., et al.
Published: (2017) -
Vth and ILEAK Optimization using taguchi method at 32nm bilayer graphene PMOS
by: Noor Faizah Z.A., et al.
Published: (2023) -
Process Parameters Optimization of 14nm MOSFET Using 2-D Analytical Modelling
by: Noor Faizah, Z.A., et al.
Published: (2017) -
Process Parameters Optimization of 14nm MOSFET Using 2-D Analytical Modelling
by: Noor Faizah, Z.A., et al.
Published: (2017)