Simulation for forming Shallow Trench Isolation in the IC using TCAD tools
Access is limited to UniMAP community.
Saved in:
Main Author: | Mohd Faiz Mohd Fauzan |
---|---|
Other Authors: | Ruslinda A. Rahim (Advisor) |
Format: | Learning Object |
Language: | English |
Published: |
Universiti Malaysia Perlis
2008
|
Subjects: | |
Online Access: | http://dspace.unimap.edu.my/xmlui/handle/123456789/1977 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Coherent effect on LOCOS and STI technique for 0.18 µm CMOS technology using Taurus Workbench
by: Wan Shafie Wan Sulaiman
Published: (2008) -
Study of the thickness of the Silicon Dioxide on wafer using Dry and Wet Oxidation method
by: Mohamad Fadzli Ali
Published: (2008) -
Study of the temperature effect on thickness and surface roughness of SiO2
by: Mohd Azdi Asis
Published: (2008) -
Study of Semi-Recessed LOCOS for Quasi-nanoscale CMOS Device Isolation
by: Mohamad Idzham Abd Sani
Published: (2008) -
Theoretical study, simulation & fabrication of Dry Oxidation in terms of SiO2 layer thickness, resistivity & surface roughness
by: Mohd Adam Alias
Published: (2008)