Optimization of Resistance Load in 4T-Static Random-Access Memory Cell Based on Silicon Nanowire Transistor
This study explores optimization of resistance load (R-Load) of four silicon nanowire transistor (SiNWT)-based static random-access memory (SRAM) cell. Noise margins and inflection voltage of butterfly characteristics with static power consumption of SRAM cell are used as limiting factors in this op...
Saved in:
Main Author: | Hashim, Yasir |
---|---|
Format: | Article |
Language: | English English |
Published: |
American Scientific Publishers
2018
|
Subjects: | |
Online Access: | http://umpir.ump.edu.my/id/eprint/19249/1/17JNN-13956.pdf http://umpir.ump.edu.my/id/eprint/19249/7/ftech-2018-yasir.pdf http://umpir.ump.edu.my/id/eprint/19249/ https://doi.org/10.1166/jnn.2018.13956 https://doi.org/10.1166/jnn.2018.13956 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A New Approach for Dimensional Optimization of Inverters in 6T-Static Random-Access Memory Cell Based on Silicon Nanowire Transistor
by: Hashim, Yasir
Published: (2017) -
Characterization of silicon nanowire transistor
by: Al Ariqi, Hani Taha, et al.
Published: (2019) -
Design And Characterization Of Silicon Nanowire Transistor And Logic Nanowire Inverter Circuits
by: Naif, Yasir Hashim
Published: (2013) -
A new factor for fabrication technologies evaluation for silicon nanowire transistors
by: Hashim, Yasir, et al.
Published: (2020) -
Current–voltage characteristics of a silicon nanowire transistor
by: Taghi Ahmadi, Mohammad, et al.
Published: (2009)