Power-Conscious Microprocessor-Based Testing of System-on-Chip
Saved in:
Main Authors: | Hussin, Fawnizu Azmadi, Yoneda, Tomokazu, Orailoglu, Alex, Fujiwara, Hideo |
---|---|
Format: | Conference or Workshop Item |
Published: |
2006
|
Online Access: | http://eprints.utp.edu.my/12005/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Core-Based Testing of Multiprocessor System-on-Chips Utilizing Hierarchical Functional Buses
by: Hussin, Fawnizu Azmadi, et al.
Published: (2007) -
Core-Based Testing of System-on-Chips Utilizing the Network-on-Chip Resources
by: Hussin, Fawnizu Azmadi, et al.
Published: (2008) -
Power-Constrained SOC Test Schedules through Utilization of Functional Buses
by: Hussin, Fawnizu Azmadi, et al.
Published: (2006) -
Scheduling Power-Constrained Tests through the SoC Functional Bus
by: Hussin, Fawnizu Azmadi, et al.
Published: (2008) -
NoC Wrapper Optimization under Channel Bandwidth and Test Time Constraints
by: Hussin, Fawnizu Azmadi, et al.
Published: (2007)