Algorithmic implementation to achieve high speed mathematical addition on Silicon for 128 bits and larger
Organized by Kolej Universiti Kejuruteraan Utara Malaysia (KUKUM), 18th - 19th May 2005 at Putra Palace Hotel, Kangar.
Saved in:
主要作者: | Weng, Fook Lee |
---|---|
格式: | Working Paper |
语言: | English |
出版: |
Kolej Universiti Kejuruteraan Utara Malaysia
2009
|
主题: | |
在线阅读: | http://dspace.unimap.edu.my/xmlui/handle/123456789/7132 |
标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
相似书籍
-
Research of large bit size superscalar pipeline VLIW microprocessor
由: Lee, Weng Fook, et al.
出版: (2009) -
High speed six operands 16-bits carry save adder
由: Awatif Hashim
出版: (2008) -
8-bits X 8-bits modified Booth 1’s complement multiplier
由: Norafiza Salehan
出版: (2008) -
A novel large-bit-size architecture and microarchitecture for the implementation of Superscalar Pipeline VLIW microprocessors
由: Lee, Weng Fook
出版: (2008) -
Design and analysis of low power using Sleepy Stack and Zig-Zag technique
由: Wan Nurul Liyana Wan Zulkefle
出版: (2008)