Algorithmic implementation to achieve high speed mathematical addition on Silicon for 128 bits and larger
Organized by Kolej Universiti Kejuruteraan Utara Malaysia (KUKUM), 18th - 19th May 2005 at Putra Palace Hotel, Kangar.
Saved in:
Main Author: | Weng, Fook Lee |
---|---|
Format: | Working Paper |
Language: | English |
Published: |
Kolej Universiti Kejuruteraan Utara Malaysia
2009
|
Subjects: | |
Online Access: | http://dspace.unimap.edu.my/xmlui/handle/123456789/7132 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Research of large bit size superscalar pipeline VLIW microprocessor
by: Lee, Weng Fook, et al.
Published: (2009) -
High speed six operands 16-bits carry save adder
by: Awatif Hashim
Published: (2008) -
8-bits X 8-bits modified Booth 1’s complement multiplier
by: Norafiza Salehan
Published: (2008) -
A novel large-bit-size architecture and microarchitecture for the implementation of Superscalar Pipeline VLIW microprocessors
by: Lee, Weng Fook
Published: (2008) -
Design and analysis of low power using Sleepy Stack and Zig-Zag technique
by: Wan Nurul Liyana Wan Zulkefle
Published: (2008)