8-bits X 8-bits modified Booth 1’s complement multiplier
With advances in technology, many researchers have tried and are trying to design multipliers which offers either of following – high speed, low power consumption, regularity of layout and hence less area or even combination of them in one multiplier, thus making them suitable for various high speed...
Saved in:
Main Author: | |
---|---|
Other Authors: | |
Format: | Learning Object |
Language: | English |
Published: |
Universiti Malaysia Perlis
2008
|
Subjects: | |
Online Access: | http://dspace.unimap.edu.my/xmlui/handle/123456789/1934 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|