Design and analysis of low power using Sleepy Stack and Zig-Zag technique
Now days the design of CMOS becomes greater where the number of transistor in design increased largely. However there are some problem that occurs during the excellent design and the increasing of transistor where the leakage power also increased. Furthermore, the leakage power that occurs makes t...
Saved in:
Main Author: | Wan Nurul Liyana Wan Zulkefle |
---|---|
Other Authors: | Nazuhusna Khalid (Advisor) |
Format: | Learning Object |
Language: | English |
Published: |
Universiti Malaysia Perlis
2008
|
Subjects: | |
Online Access: | http://dspace.unimap.edu.my/xmlui/handle/123456789/1949 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Device Characterization of 0.8-µm CMOS Technology
by: Kooh, Roy Jinn Chye
Published: (2000) -
Analysis & design low power multiplier using TSMC 0.18µm CMOS technology
by: Norsaifulrudin Mat Zuki
Published: (2008) -
Coherent effect on LOCOS and STI technique for 0.18 µm CMOS technology using Taurus Workbench
by: Wan Shafie Wan Sulaiman
Published: (2008) -
SOI based nanowire single-electron transistors: design, simulation and process development
by: Uda Hashim, et al.
Published: (2008) -
Electrical characterization of 0.15µm CMOS Transistor using TSUPREM-4 and MEDICI
by: Low Pooi Lam
Published: (2008)