Design and analysis of low power using Sleepy Stack and Zig-Zag technique
Now days the design of CMOS becomes greater where the number of transistor in design increased largely. However there are some problem that occurs during the excellent design and the increasing of transistor where the leakage power also increased. Furthermore, the leakage power that occurs makes t...
Saved in:
Main Author: | |
---|---|
Other Authors: | |
Format: | Learning Object |
Language: | English |
Published: |
Universiti Malaysia Perlis
2008
|
Subjects: | |
Online Access: | http://dspace.unimap.edu.my/xmlui/handle/123456789/1949 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Be the first to leave a comment!