Determination of Worst Case Input Combinations of Nanoscale Circuits Using Bayesian Networks
Saved in:
Main Authors: | Narinderjit Singh A/L Sawaran Singh,, Nor Hisham bin Hamid,, Vijanth Sagayan A/L Asirvadam, |
---|---|
Format: | Citation Index Journal |
Published: |
2012
|
Online Access: | http://eprints.utp.edu.my/9792/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Evaluation of circuit reliability based on distribution of different signal input patterns
by: Nor Hisham bin Hamid,, et al.
Published: (2012) -
RELIABILITY-EVALUATION OF NANOSCALE CIRCUIT DESIGN USING
BAYESIAN NETWORKS
by: KHALID, USMAN
Published: (2012) -
EWMA Control Chart in Detecting and Diagnosing a Persistent Shift in a Process Mean
by: Narinderjit Singh Sawaran Singh, Narinderjit Singh a/l Sawaran Singh
Published: (2012) -
PROBABILISTIC METHODS FOR NANG-COMPUTING
by: SAWARAN SINGH, NARINDERJIT SINGH
Published: (2015) -
PROBABILISTIC METHODS FOR NANG-COMPUTING
by: SAWARAN SINGH, NARINDERJIT SINGH
Published: (2017)