Joint and marginal probability analyses of Markov Random Field networks for digital logic circuits

With the device scaling up to nano-level, the integrated circuits are expected to face high computing error rates. This increased rate is the outcome of random and dynamic noise injected in the circuit which becomes more vulnerable due to low supply voltages and extremely small transistor dimensions...

Full description

Saved in:
Bibliographic Details
Main Authors: Anwer, Jahanzeb, Khalid, Usman, Singh, Narinderjit, Hamid, Nor H., Asirvadam, Vijanth S.
Format: Conference or Workshop Item
Published: 2010
Subjects:
Online Access:http://eprints.utp.edu.my/4639/1/JointMarMarkovCircuit.pdf
http://eprints.utp.edu.my/4639/
Tags: Add Tag
No Tags, Be the first to tag this record!