Investigation and statistical simulation of variation aware 14nm SRAM cache memory architecture
Aggressive technology scaling to 14 nm technology node increases variability in transistors performance and introduces serious reliability challenges to the design of microprocessors. This creates several challenges in building reliable systems from transistors with unpredictability of delay. Scali...
Saved in:
Main Author: | Pour, Somayeh Rahimi |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2011
|
Online Access: | http://psasir.upm.edu.my/id/eprint/41628/1/FK%202011%20121R.pdf http://psasir.upm.edu.my/id/eprint/41628/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Performance evaluation of SRAM-PUF based on 7-nm, 10-nm and 14-nm FinFET technology nodes
by: Mohd Syafiq, Mispan, et al.
Published: (2022) -
Performance Evaluation of SRAM-PUF based on 7-nm,
10-nm and 14-nm FinFET Technology Nodes
by: Mispan, Mohd Syafiq, et al.
Published: (2021) -
An efficient fault syndromes simulator for SRAM memories
by: Wan Hasan, Wan Zuha, et al.
Published: (2009) -
Performance evaluation of 14nm FinFET-based 6T SRAM cell functionality for DC and transient circuit analysis
by: Lim, Wei, et al.
Published: (2014) -
Performance analysis of 22NM FinFET-based 8T SRAM cell
by: Hasan Baseri, Nur Hasnifa
Published: (2018)