Investigation and statistical simulation of variation aware 14nm SRAM cache memory architecture

Aggressive technology scaling to 14 nm technology node increases variability in transistors performance and introduces serious reliability challenges to the design of microprocessors. This creates several challenges in building reliable systems from transistors with unpredictability of delay. Scali...

Full description

Saved in:
Bibliographic Details
Main Author: Pour, Somayeh Rahimi
Format: Thesis
Language:English
Published: 2011
Online Access:http://psasir.upm.edu.my/id/eprint/41628/1/FK%202011%20121R.pdf
http://psasir.upm.edu.my/id/eprint/41628/
Tags: Add Tag
No Tags, Be the first to tag this record!
Be the first to leave a comment!
You must be logged in first