An alternative doping technique of polysilicon gate for sub-micron CMOS/BiCMOS devices
This paper presents alternative techniques of polysilicon doping using POCl3 and ion implantation for gate electrode of sub-micron CMOS/BiCMOS devices during the technology transfer to local fab. The in-situ doping sheet resistance (Rs) value is use as a reference at range of 20 to 25 Ω/□. The polys...
Saved in:
Main Authors: | Omar, A., Kamariah, S., Ahmad, I. |
---|---|
Format: | |
Published: |
2017
|
Online Access: | http://dspace.uniten.edu.my:8080/jspui/handle/123456789/5327 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Fabrication And Electrical Characterization Of Silicon Bipolar Transistors In A O.5µm Based BiCMOS Technology.
by: Abdul Rahim, Alhan Farhanah, et al.
Published: (2000) -
Characterisation of polysilicon gate microstructures for 0.5 μm CMOS devices using transmission electron microscopy and atomic force microscopy images
by: Ahmad, I., et al.
Published: (2017) -
Optimization of Rapid Thermal Processing in 0.13 micron CMOS Poly Silicon Gate
by: Chew, Soon Aik
Published: (2003) -
Investigation of low dielectric constant (k) films for deep sub-micron CMOS application.
by: Cheon'g, Kuan Yew, et al.
Published: (2007) -
Polysilicon process development for floating gate memory devices
by: Zarimawaty, Zailan, et al.
Published: (2010)