Gate Oxide Integrity (GOI) Characterization For Deep Submicron CMOS Device
Since the early days of Very Large Scale Integration (VLSI) era, the scaling of gate oxide thickness has been instrumental in controlling the short channel related effects in state-of-the-art device structure, as MOS gate dimensions have been scaled-down dramatically to a present day size of sub-0....
保存先:
第一著者: | Norain Mohd Saad |
---|---|
その他の著者: | Ramzan Mat Ayub (Advisor) |
フォーマット: | Learning Object |
言語: | English |
出版事項: |
Universiti Malaysia Perlis
2008
|
主題: | |
オンライン・アクセス: | http://dspace.unimap.edu.my/xmlui/handle/123456789/1275 |
タグ: |
タグ追加
タグなし, このレコードへの初めてのタグを付けませんか!
|
類似資料
-
Device Characterization of 0.8-µm CMOS Technology
著者:: Kooh, Roy Jinn Chye
出版事項: (2000) -
Design and analysis of low power using Sleepy Stack and Zig-Zag technique
著者:: Wan Nurul Liyana Wan Zulkefle
出版事項: (2008) -
Analysis & design low power multiplier using TSMC 0.18µm CMOS technology
著者:: Norsaifulrudin Mat Zuki
出版事項: (2008) -
The Effect of Process Parameters on Metal Step Coverage for Aluminum by Evaporation Technique
著者:: Noraishah Azman
出版事項: (2008) -
Ultra low power 8-bit microcontroller using Super Cut-Off CMOS (SCCMOS)
著者:: Sa Nuth Nai Chuan
出版事項: (2008)