Gate Oxide Integrity (GOI) Characterization For Deep Submicron CMOS Device
Since the early days of Very Large Scale Integration (VLSI) era, the scaling of gate oxide thickness has been instrumental in controlling the short channel related effects in state-of-the-art device structure, as MOS gate dimensions have been scaled-down dramatically to a present day size of sub-0....
Saved in:
Main Author: | Norain Mohd Saad |
---|---|
Other Authors: | Ramzan Mat Ayub (Advisor) |
Format: | Learning Object |
Language: | English |
Published: |
Universiti Malaysia Perlis
2008
|
Subjects: | |
Online Access: | http://dspace.unimap.edu.my/xmlui/handle/123456789/1275 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Device Characterization of 0.8-µm CMOS Technology
by: Kooh, Roy Jinn Chye
Published: (2000) -
Design and analysis of low power using Sleepy Stack and Zig-Zag technique
by: Wan Nurul Liyana Wan Zulkefle
Published: (2008) -
Analysis & design low power multiplier using TSMC 0.18µm CMOS technology
by: Norsaifulrudin Mat Zuki
Published: (2008) -
The Effect of Process Parameters on Metal Step Coverage for Aluminum by Evaporation Technique
by: Noraishah Azman
Published: (2008) -
Ultra low power 8-bit microcontroller using Super Cut-Off CMOS (SCCMOS)
by: Sa Nuth Nai Chuan
Published: (2008)