A 0.8 mm2 Sub-GHz GaAs HBT Power Amplifier for 5G Application Achieving 57.5% PAE and 28.5 dBm Maximum Linear Output Power
This paper presents a comprehensive design of a fully integrated multistage GaAs HBT power amplifier that achieves both linearity and high efficiency within a chip area of 0.855 mm2 for 4G and 5G applications covering the lower frequency band of 700-800 MHz. A novel linearizer circuit is integrated...
Saved in:
Main Authors: | Nitesh, Ram Sharma, Rajendran, Jagadheswaran, Ramiah, Harikrishnan, Yarman, Binboga Siddik |
---|---|
Format: | Article |
Published: |
Institute of Electrical and Electronics Engineers
2019
|
Subjects: | |
Online Access: | http://eprints.um.edu.my/23824/ https://doi.org/10.1109/ACCESS.2019.2949369 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A 919 MHz-923 MHz, 21 dBm CMOS power amplifier with bias modulation linearization technique achieving PAE of 29% for LoRa application
by: Rawat, Arvind Singh, et al.
Published: (2022) -
Broadband RF Power Amplifier with Combination of Large Signal X-Parameter and Real Frequency Techniques
by: Krishnamoorthy, Ragavan, et al.
Published: (2020) -
A fully matched dual stage CMOS power amplifier with integrated passive linearizer attaining 23 db gain, 40% PAE and 28 DBM OIP3
by: Gunasegaran, Premmilaah, et al. -
A 29-dBm OIP3 dual-stage power amplifier with analog pre-distorter in 0.18 mu m CMOS for IoT transceiver
by: Mariappan, Selvakumar, et al.
Published: (2022) -
A 27-dBm, 0.92-GHz CMOS power amplifier with mode switching and a High-Q Compact Inductor (HQCI) achieving a 30 back-off PAE
by: Rawat, Arvind Singh, et al.
Published: (2023)